

acquire release ????????

??

1. CPU Program Order



1. CPU scoreboard data hazard address hazard CPU

2. multi-hart



1. Out-of-Order Execution

2. Cache Hierarchy

3. Store Buffer ** CPU cache in-flight

4.

5. **

1. 1 " "

2. - 2 " "

3. 1 "



6. " " " " "



3. " " CPU

1. acquire release LR.W SC.W



2. LR.W SC.W

4.

1.

2. " " " "

LR.W (Load-Reserved)??

????????

????????

1. rs1 32 rd

2.

• L1 Cache Reserved

• Hart

3. **acquire**

- **LR.W**

??????????

- **Exclusive** **Modified**
- **MESI**
- **Reservation Register**
- **Invalidate**

?? **SC.W (Store-Conditional)** ??

??????????

??????????

- **rs1**
 - **rs2** **rs1**
 - **rd** **0**
 - **rs1**
 - **rd** **0** **1**
- **release**
 - **SC.W**

????????????

- **MESI** " - " **Invalidate**
- **Atomic Write**

??????????????

```
# aq/rl
lock:
  lr.w.aq t0, (a0) # acquire
  bnez t0, lock # t0!=0
  li t1, 1
  sc.w.rl t0, t1, (a0) # release
```

```

bnez    t0, lock    # 00000000t0!=00000000

# 00
unlock:
sw.rl   zero, (a0)  # 00release00000000

```

??????????

Core 0	Core 1
=====	=====
1. lr.w t0, (x)	3. lr.w t0, (x)
- 00x=00000000	- 00x=00000000
2. sc.w t1, 1, (x)	4. sc.w t1, 1, (x)
- 0000000000x=10	- 00000000Core 000x00000000
- t1=0	- t1=1

Revision #6
Created 2025-10-14 11:24:56 UTC by Colin
Updated 2026-04-29 07:34:51 UTC by Colin