???????

- Memory Consistency and Cache Coherence
  - Memory Consistency and Cache Coherence □□
  - TSO□ Total Store Ordering□□□□
  - x86□□□□□□□□□□□
- einsum
- RAM
- NoC
- Cache□□□ Write-through□ Write-back
- □□□□□□□
- Nand flash
- acquire release □□□□□□

Memory Consistency and Cache Coherence

Memory Consistency and Cache Coherence ??

1. Memory Consistency???????

- [illegible]
  [illegible]
- [illegible] [illegible]
- [illegible]
  [illegible]
- [illegible] [illegible]
  - [illegible] **Sequential Consistency**[illegible]
    [illegible]
  - [illegible] **Weak Consistency**[illegible]
    [illegible]
- [illegible] [illegible]
  - [illegible]

---

2. Cache Coherence???????

- [illegible]
  [illegible]
- [illegible] [illegible]
- [illegible]
  [illegible]
- [illegible] [illegible]
  - **MESI**[illegible] [illegible] Modified[illegible] Exclusive[illegible] Shared[illegible] Invalid [illegible]
  - [illegible] **Write Invalidate**[illegible] [illegible]
  - [illegible] **Write Update**[illegible] [illegible]
- [illegible] [illegible]
  - [illegible] **A**[illegible] **B** [illegible]

3. ????

□□	**Memory Consistency** □□□□□□□	**Cache Coherence**□□□□□□□
□□□	□□□□□□□□□□□□	□□□□□□□□□□□□□
□□	□□□□□□□□□□ /□□□□□	□□□□□□□□□□□□□□□□
□□□□	□□□□□□□□□□□□□□□□□□□□ □	□□□□□□□□□□□□□□□
□□□□	□□□□□□□□□□□□□□□□□□□□ □□	□□□□□□□□□ MESI □□□□□□□□□

4. ??

- **Memory Consistency** □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- **Cache Coherence** □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

TSO?Total Store Ordering?????

1. TSO□ Total Store Ordering□□□□□□□□□□□□□□□□
2. □□ x86□□□□□□ RISC-V□□□□ TSO□□□□ RVTSO□□□□□□□ x86□□□□□□□ TSO □□□ Intel□ AMD□□□□□□□□□
3. x86□□□□ SC□□□□□□ sequential consistency□□□□□□□□□□ FIFO□ write buffer □□□□□□□
4. TSO□ SC□□□□□□□□ store□□□□□ write buffer□□□□ load□ bypass
   1. □□□□□□□□□□ SC□□□□□□□□□□□□□□□□□
   2. □□□□□□□□□□□□□□□□□ memory consistency
5. □□ TSO□□□ store-load□□□□□□□□□□ FENCE□□□□□□ FENCE □□□□□□□□□□□□□□□□□□□□□□□□ FENCE□□□□□□□ write buffer□□□ FENCE □□□□□□□□□□□ load□□□

x86????????????

1. [illegible] “[illegible] ”
   1. [illegible] “XCHG”[illegible] “XADD”[illegible]
   2. [illegible] `LOCK[illegible]` [illegible] LOCK CMPXCHG
   3. [illegible] A[illegible] `#LOCK` [illegible] A [illegible] A[illegible] “[illegible] A [illegible] A[illegible]
2. fence
   1. sfence: [illegible] sfence[illegible] sfence[illegible]
   2. lfence[illegible] lfence[illegible] lfence[illegible]
   3. mfence[illegible] mfence[illegible] mfence[illegible]
3. C++11[illegible]
   1. Acquire-Release[illegible] Synchronizes-With [illegible]
   2. Release-Consume[illegible] carry-a-dependency [illegible]

```
enum memory_order {
    memory_order_relaxed, // Relaxed
    memory_order_consume, // Release-Consume
    memory_order_acquire, // Acquire-Release [illegible]
    memory_order_release, // Acquire-Release [illegible]
    memory_order_acq_rel, // Acquire-Release [illegible]memory_order_acquire[illegible]memory_order_release[illegible]
    memory_order_seq_cst  // [illegible]
};
```

einsum

??????

[illegible] ***Free indices***[illegible] ***Summation indices***[illegible]

- [illegible] i [illegible] j[illegible]
- [illegible] k[illegible]

??????

- [illegible] equation [illegible] "ik,kj->ij"[illegible] k [illegible] a [illegible] b [illegible] k [illegible]
- [illegible] equation [illegible]
- [illegible] equation [illegible] "ik,kj->ij" [illegible] "ik,kj->ji" [illegible] einsum [illegible]

????

[illegible]

- equation [illegible] "ik,kj->ij" [illegible] "ik,kj"[illegible] "ij" [illegible]
- equation [illegible] "..." [illegible]

```
a = torch.randn(2,3,5,7,9)

# i = 7, j = 9

b = torch.einsum('...ij->...ji', [a])
```

?????bilinear transformation?

```
np_a = a.numpy()

np_b = b.numpy()

np_c = c.numpy()

np_out = np.empty((2, 5), dtype=np.float32)
```

```
np_out = torch.einsum('ik,jkl,il->ij', [a, b, c]).numpy()
# ik broadcast□ikl
# il broadcast□ ikl
# 'ik,jkl,il->ij'□□□□□'ikl,jkl,ikl->ij'

for i in range(0, 2):
    for j in range(0, 5):
        # □□□□□□□  □□□ k □ l
        sum_result = 0
        for k in range(0, 3):
            for l in range(0, 7):
                sum_result += np_a[i, k] * np_b[j, k, l] * np_c[i, l]
        np_out[i, j] = sum_result
```

??

```
a = torch.rand(2,3)
b = torch.rand(3,4)
c = torch.einsum("ik,kj->ij", [a, b])
# □□□□ torch.mm(a, b)
```

equation
□□□
□□□ c □□□□ c[i, j] □□□□□ a[i, k] □ b[k, j] □□ k □□□□□□□□□□□

RAM

DRAM

1. □□
2. □□□□□□
3. □□□□□□□□□

SRAM

1. □□□□□□□□□□□□
2. □□
    1. Cpu register Flip Flops □□ bit□□□□□□
    2. L1/L2 SRAM 6□□□□□□□□□□□ bank□□□□
    3. L3/L4 eDRAM/GCRAM 4□□□ /□□ □□□□□□□□□□□□□□□□□□

NoC

OpenSMART

https://github.com/hyoukjun/OpenSMART/tree/master

connect

https://users.ece.cmu.edu/~mpapamic/connect/

https://github.com/crossroadsfpga/connect/tree/main

Flexnoc

is a commercial NoC generator by Arteris which generates a customized topology for each SoC,

Cache??? Write-through?Write-back

Cache□□□□ write through□ write back□□□

Write-through: Write is done synchronously both to the cache and to the backing store. Write-back (or Write-behind) : Writing is done only to the cache. A modified cache block is written back to the store, just before it is replaced. Write-through□□□□□□□□□□□□□□□□□ Cache □□

Write-back□□□□□□□□□□□□□□□ Cache □□□ □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

Write-misses□□□□□□□ □□□□□□□□□□□□□□□□□□□□□□□□□□□

Write allocate (aka Fetch on write) – Datum at the missed-write location is loaded to cache, followed by a write-hit operation. In this approach, write misses are similar to read-misses. No-write allocate (aka Write-no-allocate, Write around) – Datum at the missed-write location is not loaded to cache, and is written directly to the backing store. In this approach, actually only system reads are being cached. Write allocate□□□□□□□□□□□□□□ write-hit □□□□□□□□□□□□□□□□□□□□□□

No-write allocate □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□□ **Write-through□□ Write-back□□□□□□□□□□□□□□** □□□□□ Write-back□□ Write allocate□□□□ Write-through□□ No-write allocate□□□□□□□□□□□□□ Write allocate□□ Write-back□□□□□□□□□ Write-through□□□□□

□□□□□

Write-through□□□□□□ A Write-Through cache with No-Write Allocation

`[![image.png](Cache□□□ Write-through□ Write-back/BLAimage-png.png)](Cache□□□ Write-through□ Write-back/BLAimage-png.png)`

Write-back□□□□□□ A Write-Back cache with Write Allocation

`[![image.png](Cache□□□ Write-through□ Write-back/aCyimage-png.png)](Cache□□□ Write-through□ Write-back/aCyimage-png.png)`

???????

1. □□□□
    1. □□
    2. □□□□
    3. □□□□□□□□
2. □□□□
    1. □□
    2. □□□□
3. □□□□
    1. □□□□□
    2. □□□
    3. □□□□
4. □□□
    1. □□□□□□□
    2. □□
    3. □□
5. □□
    1. □□ AI□□□
    2. □□ AI
    3. □□□□
        1. □□□□□□□□
        2. □□□□□□□□□
        3. □□□□□□□□□□□□□

Nand flash

LUN → CE → Die → Plane → Bank → Block → Page

1. Block [illegible]
2. Page [illegible] ,[illegible] Nand Flash[illegible] 2KB,[illegible] 4KB[illegible] 8KB
3. [illegible] **“**[illegible] **Page** [illegible] **”**[illegible] **Page** [illegible]
4. [illegible] Block
5. [illegible] Gate-Stacked[illegible] Channel-Stacked[illegible] “[illegible]” [illegible] WL [illegible] BL
6. WL BL SSL [illegible] WL [illegible] SSL[illegible] BL [illegible] Page
7. [illegible] WL [illegible]

WL?Word Line????

- [illegible] WL [illegible] “[illegible]”[illegible]
- [illegible] Row[illegible] WL [illegible] **Page** [illegible] **WL**
- [illegible] WL [illegible] 10-20V[illegible] “[illegible]” [illegible] “F-N [illegible]” [illegible] “0”[illegible]
- [illegible] WL [illegible] 2-5V[illegible] “0” [illegible] “1”[illegible]
- [illegible] Block[illegible] WL [illegible] F-N [illegible] “1”[illegible]

BL?Bit Line????

- [illegible] BL [illegible] WL [illegible] “[illegible]”[illegible]
- [illegible] Column[illegible] Contact[illegible] BL [illegible]
- [illegible]
- BL [illegible] **“**[illegible]**”**[illegible] / [illegible]
- [illegible] BL [illegible] “[illegible]”[illegible] bit[illegible]

SSL GSL??????????

- [illegible] TSG[illegible] string

MAC??

1. input □ SSL
    1. □□ SSL□□ input□□□
2. output □ BL
    1. □□ BL□□ output□ 1□□
    2. 8□□□□ BL□□□□ 8□□□□
    3. BL□□□□□ ADC□□□□□□□□□ bit
       □□□□□□□□□□□□□□□□□□□□□□□□□□□□
3. weight □ cell□□□□□□
4. WL □□□□□□□

??MAC????

1. □□□□ MNK
2. SSL input: □□□□□□□□□ input□□□□□ input□□□□□□ K□□□□□□□□
    1. □□ input□ K
3. BL output□□□ BL□□□□ input□□□ □ weight□□□□□□□□□□□□□□□□ N□□□□ 1
   □
    1. □□ output□ N
4. WL weight□□□□□□□□□□□□□□□□□□□□□□□□□□□□ index
    1. □□□□□□□□□ N □□ bit index

[![b81dc059-2002-4e2b-932e-073924c856af.jpg](Nand flash/b81dc059-2002-4e2b-932e-073924c856af.jpg)](Nand flash/b81dc059-2002-4e2b-932e-073924c856af.jpg)

acquire release ???????

??

1. [illegible] CPU [illegible] [illegible] **Program Order**[illegible]
   [illegible]
   [illegible]
   1. [illegible] CPU[illegible] scoreboard[illegible] data hazard[illegible] address hazard
      [illegible] CPU[illegible]
2. [illegible] [illegible] **multi-hart**[illegible]
   [illegible]
   1. [illegible] Out-of-Order Execution[illegible]
   2. [illegible] Cache Hierarchy[illegible]
   3. [illegible] Store Buffer[illegible] **[illegible] **CPU[illegible] cache[illegible] in-flight[illegible]
   4. [illegible]
   5. [illegible] **“[illegible]
      ”**[illegible]
      1. [illegible] 1[illegible] “[illegible] ”[illegible] “[illegible] ”[illegible]
      2. [illegible] -[illegible] 2[illegible] “[illegible] ”[illegible]
      3. [illegible] 1[illegible] “[illegible] ”
         [illegible]
         [illegible]
   6. [illegible] “[illegible] ”[illegible] “[illegible] ”[illegible] “[illegible] ”
      [illegible]
3. [illegible] **“[illegible] ”**[illegible] CPU [illegible]
   1. [illegible] `acquire` [illegible] `releasey` [illegible] LR.W [illegible] SC.W
      [illegible] LR.W [illegible] SC.W
      [illegible]
   2. [illegible] LR.W [illegible] SC.W [illegible]
4. [illegible]
   1. [illegible]
   2. [illegible] “[illegible] ” [illegible] “[illegible] ” [illegible]

`LR.W` (Load-Reserved)??

?**??????**?

?**??????**?

1. [illegible] [illegible] `rs1` [illegible] 32[illegible] `rd` [illegible]
2. [illegible] [illegible]
   - [illegible] L1 Cache[illegible] **Reserved**[illegible]
   - [illegible] Hart[illegible]
3. [illegible] **acquire**[illegible] [illegible]

- □□□□□□□□□□□□□□□ LR.W □□□□□□□□□□□□□□□□□□

?**?????????**?

- □□□□□□ □□□□□□□□□□□□□□□□□ **Exclusive** □ **Modified** □□□□□□□□□□□□□□□□ MESI□□
- □□□□□□□□ □
  - □□□□□□□□□□□□□□ **Reservation Register**□□□□□□□□□□□□□□□□□□□□ ID□
  - □□□ Invalidate□□

?? SC.W **(Store-Conditional)?**?

?**???????**?

?**???????**?

1. □□□□□□□ □
   - □□□ rs1 □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
     - □□□□□□□ rs2 □□□□ rs1 □
     - □□□□□□□□
     - □ rd □□ 0 □□□□□□
   - □□□□□□□□□□□□□□□□□□□□ rs1 □□
     - □□□□□□
     - □ rd □□ □0□ □□□□ 1□□□□□
2. □□ **release**□□ □□□□□□□□□□
   - □□□□□□□□□□□□□□□□ SC.W □□□□□□□□□□□□□□□□□□□

?**?????????**?

- □□□□□ □
  - □□□□□□□□□□□□□ MESI□□□□□□□□□ “□□ -□□ ”□□□□□
  - □□ Invalidate□
- □□□□ □
  - □□□□□ **Atomic Write** □□□□□
  - □□□□□□□□□□□□

????????????

```
# □□□□□aq/rl□□□□□□□□
lock:
  lr.w.aq t0, (a0)       # □acquire□□□□□
  bnez    t0, lock       # □□□□□□□□□□t0!=0□□□□
  li      t1, 1
  sc.w.rl t0, t1, (a0)   # □release□□□□□
  bnez    t0, lock       # □□□□□□t0!=0□□□□
```

```
# □□
unlock:
  sw.rl   zero, (a0)     # □release□□□□□□□
```

?????????

```
Core 0                          Core 1
======                          ======
1. lr.w t0, (x)                3. lr.w t0, (x)
   - □□x=0□□□□□□□□           - □□x=0□□□□□□□□
2. sc.w t1, 1, (x)             4. sc.w t1, 1, (x)
   - □□□□□□□□□□□□x=1□       - □□□□□□□□Core 0□□x□□□□□□□
   - t1=0                          - t1=1
```