

???????

- [Memory Consistency and Cache Coherence](#)
 - [Memory Consistency and Cache Coherence](#) []
 - [TSO](#) [] [Total Store Ordering](#) [] [] [] []
 - [x86](#) [] [] [] [] [] [] [] [] [] []
- [einsum](#)
- [RAM](#)
- [NoC](#)
- [Cache](#) [] [] [Write-through](#) [] [Write-back](#)
- [] [] [] [] []
- [Nand flash](#)
- [acquire release](#) [] [] [] [] [] []

Memory Consistency and Cache Coherence

Memory Consistency and Cache Coherence ??

1. Memory Consistency???????

-
-
-
- - **Sequential Consistency**
 - **Weak Consistency**
- -

2. Cache Coherence???????

-
-
-
- - **MESI** Modified Exclusive Shared Invalid
 - **Write Invalidate**
 - **Write Update**
- - **A** **B**

TSO? Total Store Ordering?????

1. TSO Total Store Ordering
2. x86 RISC-V TSO RVTSO x86 TSO
Intel AMD
3. x86 SC sequential consistency FIFO write buffer
4. TSO SC store write buffer load bypass
 1. SC
 2. memory consistency
5. TSO store-load FENCE FENCE
FENCE write buffer FENCE
load

x86????????????

1. `LOCK`
 1. `XCHG` `XADD`
 2. `LOCK` `CMPXCHG`
 3. `#LOCK`
 - `A`
 - `A`
 - `A`
2. fence
 1. `sfence`
 2. `lfence`
 3. `mfence`
3. C++11
 1. `Acquire-Release` `Synchronizes-With`
 2. `Release-Consume` `carry-a-dependency`

```

enum memory_order {
    memory_order_relaxed, // Relaxed
    memory_order_consume, // Release-Consume
    memory_order_acquire, // Acquire-Release
    memory_order_release, // Acquire-Release
    memory_order_acq_rel, // Acquire-Release
    memory_order_seq_cst //
};
  
```

einsum

??????

Free indices Summation indices

- a_{ij} b_{jk} c_{ki} d_{ij} e_{ij} f_{ij} g_{ij} h_{ij} i j
- a_{ij} b_{jk} c_{ki} d_{ij} e_{ij} f_{ij} g_{ij} h_{ij} k

??????

- a_{ij} equation b_{jk} c_{ki} d_{ij} e_{ij} f_{ij} g_{ij} h_{ij} k a b k
- a_{ij} equation b_{jk} c_{ki} d_{ij} e_{ij} f_{ij} g_{ij} h_{ij} k a b k
- a_{ij} equation b_{jk} c_{ki} d_{ij} e_{ij} f_{ij} g_{ij} h_{ij} k a b k $"ik,kj->ij"$ $"ik,kj->ji"$ $einsum$

????

Free indices

- equation a_{ij} b_{jk} c_{ki} d_{ij} e_{ij} f_{ij} g_{ij} h_{ij} k $"ik,kj->ij"$
- equation a_{ij} b_{jk} c_{ki} d_{ij} e_{ij} f_{ij} g_{ij} h_{ij} k $"ij"$

```
a = torch.randn(2,3,5,7,9)
# i = 7, j = 9
b = torch.einsum('...ij->...ji', [a])
```

?????bilinear transformation?

```
np_a = a.numpy()
np_b = b.numpy()
np_c = c.numpy()
np_out = np.empty((2, 5), dtype=np.float32)
```


RAM

DRAM

1.
2.
3.

SRAM

1.
2.
 1. Cpu register Flip Flops bit
 2. L1/L2 SRAM 6 bank
 3. L3/L4 eDRAM/GCRAM 4 /

NoC

OpenSMART

<https://github.com/hyoukjun/OpenSMART/tree/master>

connect

<https://users.ece.cmu.edu/~mpapamic/connect/>

<https://github.com/crossroadsfpga/connect/tree/main>

Flexnoc

is a commercial NoC generator by Arteris which generates a customized topology for each SoC,

Cache??? Write-through?Write-back

Cache write through write back

Write-through: Write is done synchronously both to the cache and to the backing store. Write-back (or Write-behind) : Writing is done only to the cache. A modified cache block is written back to the store, just before it is replaced. Write-through Cache



Write-back Cache



Write-misses

Write allocate (aka Fetch on write) - Datum at the missed-write location is loaded to cache, followed by a write-hit operation. In this approach, write misses are similar to read-misses. No-write allocate (aka Write-no-allocate, Write around) - Datum at the missed-write location is not loaded to cache, and is written directly to the backing store. In this approach, actually only system reads are being cached. Write allocate write-hit



No-write allocate



Write-through **Write-back** Write-back
 Write allocate Write-through No-write allocate Write
 allocate Write-back Write-through



Write-through A Write-Through cache with No-Write Allocation

(Cache Write-through Write-back/BLAimage-png.png) (Cache Write-through Write-back/BLAimage-png.png)

Write-back A Write-Back cache with Write Allocation

(Cache Write-through Write-back/aCyimage-png.png) (Cache Write-through Write-back/aCyimage-png.png)

1. input \square SSL
 1. \square SSL \square input \square
2. output \square BL
 1. \square BL \square output \square 1 \square
 2. 8 \square BL \square 8 \square
 3. BL \square ADC \square bit
 \square
3. weight \square cell \square
4. WL \square

??MAC???

1. \square MNK
2. SSL input: \square input \square input \square K \square
 1. \square input \square K
3. BL output \square BL \square input \square weight \square N \square 1
 \square
 1. \square output \square N
4. WL weight \square index
 1. \square N \square bit index

[![b81dc059-2002-4e2b-932e-073924c856af.jpg](Nand flash/b81dc059-2002-4e2b-932e-073924c856af.jpg)](Nand flash/b81dc059-2002-4e2b-932e-073924c856af.jpg)

acquire release ????????

??

1. CPU **Program Order**

 1. CPU scoreboard data hazard address hazard
 CPU

2. **multi-hart**

 1. Out-of-Order Execution
 2. Cache Hierarchy
 3. Store Buffer ** **CPU cache in-flight
 4.
 5. **

1. 1 " " " "
 2. - 2 " "
 3. 1 " "
-

6. " " " " "
3. " " CPU
 1. acquire release LR.W SC.W
 LR.W SC.W

 2. LR.W SC.W
 4.
 1.
 2. " " " "

LR.W (Load-Reserved)??

?????????

?????????

1. rs1 32 rd
2.
 - L1 Cache **Reserved**
 - Hart
3. **acquire**


```
#   
unlock:  
    sw.rl    zero, (a0)    #   
release
```

??????????

Core 0	Core 1
=====	=====
1. lr.w t0, (x)	3. lr.w t0, (x)
- x=0	- x=0
2. sc.w t1, 1, (x)	4. sc.w t1, 1, (x)
- x=1	- Core 0 x
- t1=0	- t1=1