Memory Consistency and Cache Coherence

- Memory Consistency and Cache Coherence □□
- TSO□ Total Store Ordering□□□□□
- x86□□□□□□□□□□□□

Memory Consistency and Cache Coherence ??

1. Memory Consistency???????

- □□
  □□□□

3. ????

□□	**Memory Consistency** □□□□□□□	**Cache Coherence**□□□□□□□
□□□	□□□□□□□□□□□□□	□□□□□□□□□□□□□□
□□	□□□□□□□□□□ /□□□□□	□□□□□□□□□□□□□□□
□□□□	□□□□□□□□□□□□□□□□□□□□ □	□□□□□□□□□□□□□□□
□□□□	□□□□□□□□□□□□□□□□□□□□ □□	□□□□□□□□□ MESI □□□□□□□□□

4. ??

- **Memory Consistency** □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- **Cache Coherence** □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

TSO?Total Store Ordering?????

1. TSO□ Total Store Ordering□□□□□□□□□□□□□□□□
2. □□ x86□□□□□□ RISC-V□□□□ TSO□□□□ RVTSO□□□□□□□ x86□□□□□□□ TSO □□□ Intel□ AMD□□□□□□□□□
3. x86□□□□ SC□□□□□□ sequential consistency□□□□□□□□□□ FIFO□ write buffer □□□□□□□
4. TSO□ SC□□□□□□□□ store□□□□□ write buffer□□□□ load□ bypass
   1. □□□□□□□□□□ SC□□□□□□□□□□□□□□□□□
   2. □□□□□□□□□□□□□□□□□□ memory consistency
5. □□ TSO□□□ store-load□□□□□□□□□ FENCE□□□□□□ FENCE □□□□□□□□□□□□□□□□□□□□□□□□ FENCE□□□□□□□ write buffer□□□ FENCE □□□□□□□□□□□ load□□□

x86??????????

1. □□□□□□□□□□ “□□□ ”
   1. □□□□□□□□□□ “XCHG”□ “XADD”□□□□
   2. □□□□□□□□□□□□ `LOCK□□□□` □□□□□□□□□□□□ LOCK CMPXCHG
   3. □□□□□□□□ A□□□□□□□□□□□□□□□□□□ `#LOCK` □□□□□□□□□□□□□□□□□□□