Memory Consistency and Cache Coherence

Memory Consistency and Cache Coherence ??

1. Memory Consistency???????

- [illegible]
  [illegible]
- [illegible] [illegible]
- [illegible]
  [illegible]
- [illegible]
  - [illegible] **Sequential Consistency**[illegible]
    [illegible]
  - [illegible] **Weak Consistency**[illegible]
    [illegible]
- [illegible]
  - [illegible]

---

2. Cache Coherence???????

- [illegible]
  [illegible]
- [illegible] [illegible]
- [illegible]
  [illegible]
- [illegible]
  - **MESI**[illegible] [illegible] Modified[illegible] Exclusive[illegible] Shared[illegible] Invalid [illegible]
  - [illegible] **Write Invalidate**[illegible] [illegible]
  - [illegible] **Write Update**[illegible] [illegible]
- [illegible]
  - [illegible] A[illegible] B[illegible]

---

3. ????

□□	**Memory Consistency□□□□□□□**	**Cache Coherence□□□□□□□**
□□□	□□□□□□□□□□□□□□	□□□□□□□□□□□□□□□
□□	□□□□□□□□□□ /□□□□□	□□□□□□□□□□□□□□□□□
□□□□	□□□□□□□□□□□□□□□□□□□□	□□□□□□□□□□□□□□□□
□□□□	□□□□□□□□□□□□□□□□□□□□	□□□□□□□□□ MESI□□□□□□□□□

---

4. ??

- **Memory Consistency** □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- **Cache Coherence** □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

TSO?Total Store Ordering?????

1. TSO□ Total Store Ordering□□□□□□□□□□□□□□□□
2. □□ x86□□□□□□ RISC-V□□□□ TSO□□□□ RVTSO□□□□□□□ x86□□□□□□□ TSO □□□ Intel□ AMD□□□□□□□□□
3. x86□□□□ SC□□□□□□ sequential consistency□□□□□□□□□□ FIFO□ write buffer □□□□□□□
4. TSO□ SC□□□□□□□□ store□□□□□ write buffer□□□□ load□ bypass
   1. □□□□□□□□□□ SC□□□□□□□□□□□□□□□□□
   2. □□□□□□□□□□□□□□□□□□ memory consistency
5. □□ TSO□□□ store-load□□□□□□□□□ FENCE□□□□□□ FENCE □□□□□□□□□□□□□□□□□□□□□□□□ FENCE□□□□□□□ write buffer□□□ FENCE □□□□□□□□□□□ load□□□

x86????????????

1. [illegible] “[illegible]”
    1. [illegible] “XCHG”[illegible] “XADD”[illegible]
    2. [illegible] `LOCK[illegible]` [illegible] LOCK CMPXCHG
    3. [illegible] A[illegible] `#LOCK` [illegible] A [illegible] A[illegible] “[illegible] A [illegible] A[illegible]
2. fence
    1. sfence: [illegible] sfence[illegible] sfence[illegible]
    2. lfence[illegible] lfence[illegible] lfence[illegible]
    3. mfence[illegible] mfence[illegible] mfence[illegible]
3. C++11[illegible]
    1. Acquire-Release[illegible] Synchronizes-With [illegible]
    2. Release-Consume[illegible] carry-a-dependency [illegible]

```
enum memory_order {
    memory_order_relaxed, // Relaxed
    memory_order_consume, // Release-Consume
    memory_order_acquire, // Acquire-Release [illegible]
    memory_order_release, // Acquire-Release [illegible]
    memory_order_acq_rel, // Acquire-Release [illegible]memory_order_acquire[illegible]memory_order_release[illegible]
    memory_order_seq_cst  // [illegible]
};
```