





































GMP

1. 
1. 
 1. 
 2. 
 1. DRAM 
 2.  LUT 
 3. 
2. 
 1. 
 1.  credit  L1 
 2.  NoC 
 3. L2/L3 
 4. 
 2. outstanding/ 
 3. 
2. 
 1. 
 2. 
 3.  edga 
 4. 
 5. 
3. 
 1.  Fork  launch  join sync
 2. 
 3.
4. 
5. 
 1. load  fetch
 2. 
6. ISA
7. Launch
8. Sync

DRAM					
CPU	LLC	NoC	L1	Scalar Pipe	Inst \$
				2D Engine Pipe	
				1D Engine Pipe	
				DMA Pipe	
Link					
PCIE					
DRAM					

Revision #16
Created 16 March 2025 06:37:22 by Colin
Updated 21 May 2025 07:53:31 by Colin