Dynamic Graph Multi Processor [illegible]

[illegible]

1. Etched[illegible] GPU[illegible] TFLOPS[illegible]
2. [illegible] +[illegible] +[illegible]
3. Etched[illegible] H100[illegible] 800[illegible] 3.3% [illegible] Tranformer[illegible] Sohu[illegible] FLOPS [illegible] 90%[illegible] GPU[illegible] 30%[illegible]
4. [illegible] Scaling Law[illegible] Scale Up[illegible] Scaling Law[illegible] Scale Down[illegible]

[illegible]

- [illegible] AI[illegible]
- [illegible] Int8[illegible] pattern[illegible]
- [illegible]
- [illegible] 2D[illegible] => [illegible]
- GPU[illegible] DRAM[illegible]
- [illegible] NoC[illegible] Cache[illegible] Fork/Join [illegible] NoC[illegible] flow control[illegible]
- [illegible] NoC/Cache[illegible]
- [illegible] consistency corhenrency[illegible] [illegible] fence+sync [illegible]
  1. GMP[illegible] fork/join[illegible]
  2. [illegible] fence[illegible]
  3. [illegible] fence[illegible]
- [illegible] IP[illegible] cpu [illegible] IP[illegible] IP[illegible] cache [illegible] cache_hint[illegible]
- [illegible]
  - [illegible] DSA[illegible]
  - [illegible] SOC[illegible]
  - [illegible] NOC[illegible]
- [illegible]
  - [illegible] x[illegible]
  - [illegible]

- DSA□□□□□ GPU□□□□□

□□ /□□

1. □□□□□□□□□
   1. □□□□□ graph□□□□□□□□□ DRAM□□□□□
   2. □□ LLC□□ DRAM□□□□□□ LLC□□□□□□ L3->LLC->DMA->L1->L0->MALU
2. □□□□
   1. □□ fork/join□□□□□□□□□□□□□□□□□□□□□□□□ L1/L0□□□□□ DMA□□□□□□□
   2. □□□□□□□□□□□□□□□□□□□□
3. □□
   1. Root □□ & □□□□□ & □□□□□□
   2. □□□□□ NoC□ Cache
   3. Fork Join
   4. □□□□□ CPU□□□□□□□□ RISCV□□□□□□□□□□□□□□□□□□□□□□ IP □□□□□□□□□□□□ ForkJoin□
4. □□
   1. NPU□□□□□ NPU Kernel□ 1D 2D□□□□□□
   2. DSA Confige
   3. Atomic Reduce□□□□□□□□□□□□□□□□□□□□
   4. LD/ST+Relu□□□□□

□□

1. NPU□□□□□□□□□□□□□ LD/ST□□□□□□□□□□□□□ L2/L1 <-> L2/L1
2. □□ MLI□□□□□□□□□ HLI□□□□□□□□□□
3. □□□□□□□□ □□□□□□□□□□□□□□□
4. □□□□□□□□□□□□□□□□ MLI□□□
5. □□□□□□ Leading/Tainling □□□ scheduler□□□□□□□□□□□□□□□□□□□□□□□□ pipeline□ NPU□□□□□□□□
6. □□□□□□□□□□□□□□□□□□□□□□ debug□□□□□□□□□□□□□□ /□□ /□□□□

□□□ ASIC□□

1. MLI□□□□□□□□□□□□□□□□□□□□□□□□□□□□
2. scheduler□□ NPU□□□□□□□
3. □□ latency
4. □□□□□□ HLI

□□

1. □ GM□□□□□□□□□□
   1. scheduler□□□□□□□□□□□□□□□
2. □□□□
   1. □□□□□□□□□□□□□□□ <8bit□ DMA□□□□□□□□ 8bit□□□□□□□□□□□□□□ bit □□□

3. Launch/Sync/DataFlow
    1. [illegible] Launch[illegible] Sync[illegible] Fork/Join[illegible]
        1. **[illegible] Fork[illegible] Join[illegible] A fork B[illegible] C join B**
        2. fork[illegible] launch[illegible] join[illegible] wait
        3. [illegible] fork[illegible] join[illegible]
        4. [illegible] fork[illegible]
    2. [illegible] Launch[illegible] Sync
    3. [illegible] NoC[illegible] Launch[illegible]
    4. [illegible] Graph Kernel
    5. **[illegible] latency[illegible]**
4. [illegible] launch[illegible]
    1. [illegible] ->[illegible] ->[illegible] in flight[illegible] pipeline [illegible]
    2. [illegible]
    3. [illegible]
    4. [illegible]
    5. [illegible] SRAM[illegible]
        1. [illegible] SRAM[illegible] L1[illegible] L1 [illegible] L2[illegible] LLC
        2. [illegible] L1[illegible] cache[illegible] GEMM[illegible]
        3. [illegible]
        4. [illegible] L1[illegible] bank[illegible] thread [illegible] Engine[illegible] ALU[illegible] RegRead[illegible] MALU[illegible] ld Cal St[illegible]
    6. [illegible] graph[illegible] launch [illegible]
    7. [illegible] DSA [illegible] PPA[illegible] gpu[illegible] gs [illegible] simt[illegible] simi [illegible] data[illegible] structure[illegible] hazard[illegible]
    8. [illegible] DSA [illegible] fence[illegible] TensorALU[illegible] LD[illegible] ST [illegible] latency[illegible] standby [illegible]



□□

1. □□□□□□□□□□□□□□□□□□□□□□
   1. □□□□
   2. □□□□□□□□ pipeline□□
   3. □□□□□□□□ L2L1□□
2. □□□□□□□
   1. □□ graph□□□□□□□□□□□□□□□□□□□□
   2. □□□□□□□□□□□ DMA□□□□□□□□□□ /□□□
   3. DMA□ NPU□□□□□□□□□□ Scheduler□ Inst SRAM□□□□□□□□□□□□□□□□
   4. □□□ scheduler□□□□□□ fork□ join □□□□□□□□□□□□□□□□□□□□□□□□□□□□
   5. □□ fork□ join □□□□□□□□□□□□
3. VMM□□□ VLD VST□□□ pipeline
4. kernel□□□□□□□□□□□□□□□
5. □□ IP□□□□□□□
   1. HWSync□□□□□□□□□□□□□ RISCV CPU□□□□□□□□□□□□□□
   2. □□ IP□□□□ mailbox□□ trigger□ mailbox□□□□□□□□□□□ pipeline □□□□□□□□□□□□ forkjoin□□
6. □□□□□□□ fence□□□□□□□□□□□□ leading tailing□□
   1. □□ NPU□□□□□□□□□□□□□□□□ leading□ tailing□□□□□□□□ scheduler □□□□□□□

Graph Multiprocessor = GM



1. □□□□□□□□□□□□□□□□
   1. fork□□□□□□□□□□□ fork□□□□□□□□□□□□□□□ for□□□□□ launch□
   2. □□ kernel□□□ fork□□□□□□□□□□□□□□□ gemm□□
2. □□
   1. 32bit□□□□
   2. □□ +□□ +2D□□□□







□□□

1. □□□□□□□□□□□□□□□□□□□□
   1. □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
   2. □□□ launch/fork□ join
2. □□□□□
   1. SIMT□□□□□□□□ thread□□□□□□□□□□□□□□□□□□□□ thread
   2. **GMP**□□□ **MGMT**□ **Multi Graph Multi Thread**□□□□□□□□□ **Graph**□ **Graph** □□□□□□□□□□□□□□□□□□ **Launch**□□□□□□□□□□□□□□□□
   3. □□□ fork/join□□□□□□□□ graph□ launch□□□
   4. □□□□□□□□□□□□□□□□ free□□ run□□□□□□□□□□□□□□□□ graph□ processor□□□□□□□□ graph□□□□□□□□□□□□□□□□□□□□
   5. □□ fork□□□ subgraph□□□□□□□□□□□□□□□□ PU□□□ graph□ fork□□□ subgraph□□□ hw thread□□□
   6. □□□□□□□□□□□□ graph□□□□□
   7. fork□ join□□ “□□□□ ”□ fork□□□□□ graph□□□□□□ graph□□□□□□□ graph □□□□□□□□□□□□□□□□□□□□ join□□□□□□□□ graph□□□□ join□□□ barrier□
   8. **counter** : wait □□□□□□□□□□□□ counter□□ signal□□□□□ counter□ □□□□□□□□□□□□□□□□

1. [illegible] pull[illegible] wait[illegible] wait signal
2. [illegible] launch[illegible]
3. [illegible] launch[illegible] launch[illegible]
4. [illegible] launch[illegible] sub graph[illegible] graph group[illegible] “signal[illegible]”[illegible]

9. [illegible] delay[illegible]
    1. [illegible] data hzd
10. [illegible] stall[illegible] [illegible] [illegible] stall[illegible]

[illegible]

1. Fork Join
    1. fork[illegible]
        1. [illegible]
        2. [illegible] join[illegible]
        3. [illegible] index
        4. [illegible] launch[illegible] ID[illegible] ID[illegible] IP[illegible] memory mapping
    2. fork[illegible] load[illegible]
    3. join[illegible]
        1. launch[illegible] ID
2. [illegible] VR L0.5 [illegible] L0.5[illegible]
3. [illegible] VR L0[illegible] 4[illegible]
4. [illegible] TR L0.5 , [illegible] L0.5[illegible]
5. DTE[illegible] transpose pad slice deslice
6. PU[illegible]
7. [illegible]
    1.

Width (bits)	4	6	3	3	1	[illegible]
Meaning	Reuse flags	Wait barrier mask	Read barrier index	Write barrier index	Yield flag	St[illegible] cycl[illegible]

    2. Reuse flags [illegible] 4[illegible] register[illegible] cache
    3. 6[illegible] barrier[illegible] thread[illegible] cuda [illegible] 6[illegible]
8. async_group [illegible]
    1. async copy bulk [illegible]
9. mbarrier[illegible] fence [illegible]
10. [illegible] credit[illegible] valid/ready [illegible]
    1. [illegible]
    2. [illegible]

    3. [illegible]

[illegible]

1. [illegible] die[illegible]
    1. 4T int8[illegible]
    2. [illegible] 256MB DDR3 DRAM 1866 16bit [illegible] 3.7GB/s[illegible]
    3. [illegible]
2. [illegible]
    1. [illegible] die[illegible]
    2. [illegible]
    3. die to die [illegible] serdes[illegible]

ISA

ctrl

1. Fork(code_index)
2. launch
3. Join()

Scalar

1. scalar [illegible]

Vector

Tensor

Revision #5
Created 11 January 2025 09:46:28 by Colin
Updated 14 March 2025 03:54:46 by Colin