# DMA

# DMA ??????

□ [[Pipe]] □ 6 □ §176 □ DMA □□□□□□□ RTL □□□□□□□□□□□ channel = □□ engine pipe□□□ sync counter = □□ sync pipe□□□□□□□□□□□□□□□□□□□□ AXI-stream □□□ valid/ready □□□

## 1. ????

| □□ | □□ | □□ | □□ |
|---|---|---|---|
| `N_CH` | channel □□□ | 16 | ≤ 64 |
| `N_SYNC` | sync counter □ | 32 | ≤ 256 |
| `Q_MAX` | □ channel □□□□□□ | 16 | 2 □□ |
| `K_IN / K_OUT / K_SIG` | cmd_desc □□□ pipe □□□□□□□ | 4 / 4 / 4 | □□□□□□□ |
| `COUNT_W` | □□ count □□□□□ | 32 | wrap □□□ |
| `HANDLE_W` | pipe handle □□ | 16 = unit_addr(8) + pipe_id(8) | |
| `ADDR_W` | □□□□□ | 48 | |
| `NOC_W` | NoC □□ beat □□ | 512 | |
| `STRIDE_DIM` | □□□□□□□□ | 3 | □ + □ + batch |
| `STRIDE_W / SHAPE_W` | □□ step / □□□□□ | 32 / 24 | |
| `DESC_W` | cmd_desc SRAM □□ | 1024 | □□□□□□□□□ |
| `N_PEND_WAIT` | □□□□ `pwait` □ | 16 | |
| `TILE_BUF_BYTES` | □ channel transpose buffer | 4 KiB | □□□□ transpose tile |

## 2. ????






□□□□□

1. **ctrl** □□□□ + □□ □□□□□□□□ opcode + handle □□□ Pool Mgr / Channel / Sync Pool
2. **Pool Mgr**□ channel □ alloc / free + □□□□
3. **Channel × N_CH**□□□□□□□□□□ FSM□□□□□□ transform□□□ FIFO□□□□□□
4. **Sync Pool**□ N_SYNC □□□ counter + pending wait CAM + □□□ alloc bitmap
5. **NoC** □□ □□□ channel □□□□ read master + □□ write master□ round-robin
6. **ctrl** □□□□ □□□ channel □ Notify FIFO + Sync Pool □□ ack □□□□□ master□ round-robin

# 3. ????

| □□□ | □□ | □□ |
|---|---|---|
| `clk, rst_n` | in | □□□□□□ assert / □□ deassert □□ |
| `ctrl_s_*` | slave | CPU → DMA □□□□□□□ |
| `ctrl_m_*` | master | DMA → □□□□□□□□□□□ |
| `noc_rd_*` | master | NoC □ master |
| `noc_wr_*` | master | NoC □ master |
| `dbg_*` | out | □□□□□□ §12□ |

## 3.1 `ctrl_s_*` ????

| □□ | □□ | □□ | □□ |
|---|---|---|---|
| `ctrl_s_req_valid` | in | 1 | |

| □□ | □□ | □□ | □□ |
|---|---|---|---|
| `ctrl_s_req_ready` | out | 1 | |
| `ctrl_s_req_op` | in | 4 | opcode□ §5.2□ |
| `ctrl_s_req_handle` | in | HANDLE_W | □□ pipe handle□ palloc □□□ |
| `ctrl_s_req_beat_first` | in | 1 | □ beat cmd_desc □□□□□□ |
| `ctrl_s_req_beat_last` | in | 1 | |
| `ctrl_s_req_payload` | in | 128 | □ beat 128 bit□ DESC_W = 8 beat |
| `ctrl_s_resp_valid` | out | 1 | |
| `ctrl_s_resp_ready` | in | 1 | |
| `ctrl_s_resp_data` | out | max(HANDLE_W, COUNT_W) = 32 | palloc □ handle / pread □ count |
| `ctrl_s_resp_tag` | out | 4 | □□□□□□□ in-order □□□□□ pipeline□ |

## 3.2 `ctrl_m_*`????

| □□ | □□ | □□ | □□ |
|---|---|---|---|
| `ctrl_m_req_valid` | out | 1 | |
| `ctrl_m_req_ready` | in | 1 | |
| `ctrl_m_req_op` | out | 4 | COUNT_DELTA / COUNT_QUERY |
| `ctrl_m_req_handle` | out | HANDLE_W | □□□□□ pipe |
| `ctrl_m_req_payload` | out | COUNT_W | delta□□□□□□ threshold |
| `ctrl_m_req_tag` | out | log2(N_CH+1) | □□□ query □□□□□□□ channel |
| `ctrl_m_resp_valid` | in | 1 | □ COUNT_QUERY □□ |
| `ctrl_m_resp_ready` | out | 1 | |
| `ctrl_m_resp_tag` | in | log2(N_CH+1) | |

## 3.3 `noc_rd_*` / `noc_wr_*`

□□ AXI-stream / AXI4 □□□□ master□□□□

- `id` □□□□ = log2(N_CH)□□ resp □□ NoC □□□□□□
- □□□□□□ `addr / len / id / qos` □□□ beat □ `data / id / last`
- □□□□ `addr / len / id / qos` □□□□ channel □ `data / strb / last`

- □□□□ ack□ fire-and-forget□□□ NoC □□□□□ id □□□□□□□□□□ count_delta □□□□□

# 4. cmd_desc ????

□□ 824 bit□□□□ DESC_W = 1024 bit□□□□□□□

| □□ | □□ | □□ | □□ |
|---|---|---|---|
| 0 | 4 | `op` | 0=COPY□ 1=BCAST□ 2=GATHER□ 3=SCATTER □□□□ |
| 4 | 4 | `xform_flags` | bit0 transpose, bit1 pad, bit2 slice, bit3 deslice |
| 8 | 48 | `src_base` | □□□□□□□□□ pipe □□ |
| 56 | 96 | `src_stride[3]` | □□ 32 bit signed□□□□□ |
| 152 | 48 | `dst_base` | |
| 200 | 96 | `dst_stride[3]` | |
| 296 | 72 | `shape[3]` | □□ 24 bit unsigned |
| 368 | 64 | `xform_params` | pad amounts / slice offsets / transpose □□□ |
| 432 | 4 | `n_in` | □□□□□ in □□□□ ≤ K_IN □ |
| 436 | 4 | `n_out` | |
| 440 | 4 | `n_sig` | |
| 444 | 4 | reserved | |
| 448 | 96 | `in_list[4]` | □□ {handle:16, delta:8} = 24 bit |
| 544 | 96 | `out_list[4]` | |
| 640 | 96 | `sig_list[4]` | |
| 736 | 88 | reserved | |
| 824 | 200 | padding | □□□ 0 |

`n_in / n_out / n_sig` □ 0 □□□□□□□□□□□□□□□□□□□□ DMA □□□□□□□□□□ pipe□ n_in / n_out □□□ 1□□

# 5. ??????

## 5.1 opcode ?

| **op** | □ | □□ | **payload □□** | □ **beat** |
|---|---|---|---|---|

| 0x0 | PALLOC | s | {type, queue_depth} | □ |
|---|---|---|---|---|
| 0x1 | PFREE | s | — | □ |
| 0x2 | PSEND | s | cmd_desc | □ (8 beat) |
| 0x3 | PREAD | s | — | □ |
| 0x4 | PWAIT | s | threshold | □□□□□□□□ |
| 0x5 | PSET_COUNT | s | value | □ |
| 0x6 | PSIGNAL | s | delta | □ |
| 0x8 | COUNT_DELTA | s/m | delta | □ |
| 0x9 | COUNT_QUERY | s/m | threshold | □ |

### 5.2 ? beat PSEND ???

- `req_op = PSEND` □□ beat □□□□ CPU □□□ 8 □□□ beat □□□ cmd_desc □□□ DMA □ `beat_last=1` □□□□□□□□□ channel □□
- □□□ `req_ready` □□□ CPU □□□□□ DMA □□□ 8 × 128 bit □□□□□□□□□□□□□□□□□□□□□□□□□□□□
- □□□□□ PSEND □□□□ CPU □□□□□□□□ channel □ PSEND□□□□□□

### 5.3 ??

- □□□ CPU □□□□□□□□□□□□□□□□□ in-order □□□□□□□□□□□□
- □□□□□□□□□ `COUNT_DELTA` □□□□□ FIFO□□□□□□ channel □□□□□

### 5.4 ???????

- □□ handle□ count □□□□□□□□□□□□□□□ error□□□□ 6 □ CPU □□□□

## 6. Channel Pool ???

### 6.1 ??

| □□ | □□ | □□ | □□ |
|---|---|---|---|
| `alloc_bitmap` | FF | N_CH bit | 1R/1W□□ cycle |
| `meta[N_CH]` | 1RW SRAM □ register file | N_CH × (log2(Q_MAX)+1+1) bit | 1RW |
| `count[N_CH]` | register file | N_CH × COUNT_W | 1R/1W□□ §7.2 □□□□□□ |

□□ `count` □□□□□□□□□ channel □□ §7.2□□ Pool Mgr □□ PALLOC □□□□□

### 6.2 alloc ????

```
PALLOC req → priority_encoder(alloc_bitmap) → free_id
           ├── alloc_bitmap[free_id] ← 1
           ├── meta[free_id] ← {queue_depth, valid=1}
           ├── count[free_id] ← 0
           └── resp ← {unit_addr, free_id}    # HANDLE_W bits
```

- □□□□□□ N_CH = 16 □ 4 □ OR □□□ cycle
- □□ PALLOC □□□ 2 cycle□□□ 1 + □□ 1□ + □□□□□ 1 cycle

### 6.3 free ????

```
PFREE req(handle.pipe_id = id) → alloc_bitmap[id] ← 0
                               → meta[id].valid ← 0
```

□□□ count□□□ PALLOC □□□□□□□□□□□□□□□ 6□□

## 7. Channel ?????×N_CH?

□□ channel □□□□□□□□□□□□□□□□□ channel□ N_CH □□□□□□□□□

### 7.1 ????

| □ | □□ |
|---|---|
| □□ | 1R/1W SRAM□□□ Q_MAX□□□ DESC_W |
| `head` □□ | log2(Q_MAX) + 1 bit□□□□ wrap □□□ |
| `tail` □□ | log2(Q_MAX) + 1 bit |
| □ | head == tail |
| □ | head[high] != tail[high] && head[low] == tail[low] |
| □□ | PSEND □ beat □□□□ cycle □ SRAM□□□ = head.low □□ `head++` |
| □□ | □□ FSM □ FETCH □□ SRAM□□□ = tail.low □□□□□□□ `tail++` |

□□□□□ —— □□□□□

### 7.2 ?????

```
reg [COUNT_W-1:0] count;
always @(posedge clk) begin
  if (!rst_n)            count <= 0;
  else if (alloc)        count <= 0;            // PALLOC □□□
  else if (cmd_complete) count <= count + 1;    // □□□□□ +1
```

```
  else if (set_count)    count <= set_val;      // PSET_COUNT
end
```

`pread` □□□□□□□□ `pwait` □ §10.2 □□□ pending wait □□□ channel □□□ count □□□□□ CAM □□

## 7.3 ?? FSM




| □□ | □□ | □□ |
|---|---|---|
| IDLE | 1 cycle | □□ queue empty □□ |
| FETCH | 1 cycle | □ queue SRAM □ cmd_desc □□□□□□□ |

| □□ | □□ | □□ |
|---|---|---|
| WAIT_IN | □□ | □ `in_list[0..n_in-1]` □□□ COUNT_QUERY□□□ ack □□□□□□□□□□ ISSUE |
| ISSUE | □ cycle□ pipeline | read / xform / write □□□□□□ §7.5 □ |
| NOTIFY | n_in + n_out + n_sig cycle | □□□□ Notify FIFO□ §7.6□ |
| DONE | 1 cycle | `count++`, `tail++` |

□□□□□□□ 1 □ cmd_desc □□ + □□□□□ in □□□□□□□□□□□□□□ notify □□□□

## 7.4 src / dst ?????

□□ channel □ 2 □□□□□□ src + dst□□

□□□□□ □□□□□□□□

```
state:
  base                 ADDR_W
  stride[STRIDE_DIM]   STRIDE_W each
  shape[STRIDE_DIM]    SHAPE_W each
  idx[STRIDE_DIM]      SHAPE_W each
  cur_addr             ADDR_W

init (ISSUE □□):
  idx <= 0
  cur_addr <= base

step (□□□□□ beat):
  idx[0]++
  cur_addr += stride[0]
  if idx[0] == shape[0]:
    idx[0] = 0
    idx[1]++
    cur_addr += stride[1] - stride[0] * shape[0]   # □□□□□ → □□
    ...

done:
  idx[STRIDE_DIM-1] == shape[STRIDE_DIM-1]
```

□□□□□□□□□ FETCH □□□□□ `wrap_delta[i] = stride[i] - stride[i-1] * shape[i-1]`
□□□□□□□□□ step □□□□□□□ FETCH □□□□□ (STRIDE_DIM - 1) □ cycle

□□□□□□□□□□ STRIDE_DIM - 1 □□□□□□□ 4 cycle □□□□□□□□

## 7.5 ISSUE ????

ISSUE □□□□□□□□□□

```
read □                xform □              write □
──────────            ─────────            ──────────
□□ → noc_rd_req       data_in  → □□        □□ → noc_wr_req
      ↓                            ↓                ↓
 noc_rd_resp ──────────→ xform_buf ──────────→ noc_wr_data
                        (transpose: □□□ tile_buf)
```

- □ transpose□ xform □□ pad/slice/deslice □□□□□□□□□ + □□□□□□ read→write □□ 2 cycle □□
- □ transpose□ xform □ tile_buf SRAM□ TILE_BUF_BYTES□ 2R/2W □□ bank ping-pong □□□□□□ tile □□□□□□ read □ write □□□□□□□□ tile N □□□□□ tile N+1 □□□□□□□□□
- backpressure□ write □□ NoC □□ → xform □□ → read □□□□ valid/ready □□□□□

□□ channel □ ISSUE □□□□□□□□□□ NoC □ master □□□

## 7.6 ?? FIFO

| □ | □□ |
|---|---|
| □□ | 1R/1W SRAM □ reg array□□□ K_IN + K_OUT + K_SIG = 12□□□ HANDLE_W + COUNT_W + 1bit(op) |
| □□ | NOTIFY □□□□□□ in_list□ op=DELTA, delta=□□□ out_list□□□□ sig_list□□□ |
| □□ | □ channel □□□ ctrl_m □□□□ §9.2□□□□□ |

ISSUE □□□□□ NOTIFY□ DONE □□ Notify FIFO □□□ FIFO □ channel □□□□□□□□ "□□□□□ "□□ Channel □□ / free □□□□ FIFO □□□

# 8. Sync Pipe Pool

## 8.1 counter ??

| □□ | □□ |
|---|---|
| `sync_count[N_SYNC]` | N_SYNC × COUNT_W FF□□□ FF □□□ |
| `sync_alloc[N_SYNC]` | N_SYNC bit |

□□ counter □ cycle R/W□□□ `+=delta` □ `=val` □□□□

## 8.2 pending wait CAM

□□□□□ channel □□ count + sync count□□□□□ pending wait □□

| □ | □□ |
|---|---|
| □□ | N_PEND_WAIT |
| □□ | {valid, target_handle (HANDLE_W), threshold (COUNT_W), resp_tag (4 bit)} |
| □□ | □□ PWAIT □□□□□ count □□□□□□□□□□ |
| □□□ | □□□□ count □□□□□□□ valid □□□ `count >= threshold`□□□□□ `resp` □ invalidate |

□□□□□ N_PEND_WAIT = 16 □□ 16 □ COUNT_W □□□□□ cycle□

## 8.3 alloc / free

□ channel pool □□□□□□□□ priority encoder + bitmap□□□□ §6□

# 9. ??????

## 9.1 NoC ? / ?

□□ round-robin □□□□□□ N_CH □□□□ 1 □ master□

- □□□□□ burst□□□ NoC □□ = □□□□ beat□□□□□ burst □□□
- pending request □□□ channel □□□ OUT_RD □□□□□□□□□□ OUT_RD × N_CH □ entry □□ resp □□□□□ `id` □□□□□

## 9.2 ctrl_m ????

□□□ N_CH □ Notify FIFO □ + Sync Pool □ ack □□ = N_CH + 1 □□ Round-robin □ cycle □□□

## 9.3 ctrl_s ??

```
case (req_op)
  PALLOC, PFREE:      → Pool Mgr (channel pool) / Sync Pool
  PSEND:              → Channel[req_handle.pipe_id].queue
  PREAD/PWAIT/PSET:   → □□ handle.type □□
  PSIGNAL:            → Sync Pool
  COUNT_DELTA:        → □□ handle.type □□□ Channel.count □ Sync Pool.sync_count
  COUNT_QUERY:        → □□□□□□□□□□ resp□□□□□□□□
endcase
```

PALLOC □ type □□□□ engine□ → Pool Mgr□□□ sync□ → Sync Pool□□

# 10. ????????

## 10.1 channel ? pending wait CAM

- channel □ count □□□ DONE □□ PSET□□□ COUNT_DELTA□□□□□□□
- □□□□□ channel □ `count_update_pulse + new_count + handle` □□ CAM □□□□
- □□ channel □ cycle □□□ CAM □□□□□□□ cycle 1 □□□ channel □ backpressure □□□□□□□ DONE □□□□□

## 10.2 channel ? ctrl_m

- channel Notify FIFO □□□□□□□□□□□□□□ buffer
- ctrl_m □□□□□□□ ready □□□□□□□ channel □□ FIFO □□□□□ backpressure □ NOTIFY □□

## 10.3 channel ? NoC

- read□ channel □ req → NoC □□ → □□□ resp □□ `id` □□□□□□ channel □ read fifo
- write□ channel □□□□ wr_addr □ wr_data□□□□□□□□□□□□□□□

# 11. ?????

| □□ / □□ | □□□ |
|---|---|
| `alloc_bitmap` (channel + sync) | □ 0 |
| `meta[*]` | invalid |
| □□ `count` □□□ | 0 |
| FSM | IDLE |
| queue head / tail | 0 |
| pending wait CAM | □ invalid |
| Notify FIFO | □ |
| NoC outstanding □ | □ |

□□□□□□□□□□□□□ PALLOC□□□□□□ "init" □□□

# 12. ??????

| □□ | □□ | □□ |
|---|---|---|
| `dbg_ch_state[N_CH]` | N_CH × 3 | □ channel FSM □□ |
| `dbg_ch_count[N_CH]` | N_CH × COUNT_W | □ channel □□□□ |
| `dbg_queue_occ[N_CH]` | N_CH × log2(Q_MAX)+1 | □ channel □□□□ |
| `dbg_pend_wait_occ` | log2(N_PEND_WAIT)+1 | □□ wait □ |
| `dbg_noc_rd_outstanding` | log2(OUT_RD×N_CH)+1 | NoC □□□□ |

| □□ | □□ | □□ |
| --- | --- | --- |
| `dbg_alloc_bitmap` | N_CH + N_SYNC | pool □□ |

□□ dbg □□□□□□□□□□□□□ APB-like □□□ debug □□□□□□□□□□□□□□□

# 13. ??????

□□□□□□□□□□□□□□□□□□□□□□□□

1. `N_CH / N_SYNC / Q_MAX / N_PEND_WAIT` □□□□□
2. NoC □□□□□□□□ AXI4 / CHI / □□□
3. `TILE_BUF_BYTES` □□□ transpose tile □□
4. ctrl_s / ctrl_m □□□□□□□□□□ outstanding
5. □□□□ `xform_flags.pad / slice / deslice` □□□□□□□□□□□□□□
6. `OUT_RD` □□ channel NoC □□□□□□□□□□□□□□□ buffer □□
7. □□□□□□□□

# 14. ??? Pipe ??

| □□□□□ | □□□□□ |
| --- | --- |
| engine pipe □□□□□□□ → □□□□ + credit□ | §7.1 □□ + §7.2 count + §7.3 FSM |
| sync pipe □□ | §8.1 counter + §8.2 pending wait |
| □□ A□□□□□□ ID□ | §6.1 + §8.3 □□□□ bitmap |
| □□ B□□□ /□□□□□□□ | §3.1/3.2 vs §3.3 |
| □□ D□ sync □□□□□ | §8 □ §6/§7 □□□□□□□ |
| □□ 6□□□□□□□ | §5.4 + §6.3 + §7.1 □□□□ |
| □□ 7□□□□□□□□□□ | §6.2 alloc □□□□□ §7 □□□□□□□ |
| □□ 8□□□ pipe□ | engine □ §7□ sync □ §8 |

---

Revision #1
Created 2026-05-13 13:49:41 UTC by Colin
Updated 2026-05-13 13:49:41 UTC by Colin