

DMA


DMA ???????


□ [[Pipe]] □ 6 □ \$176 □ DMA □□□□□□ □ RTL □□□□□□□□ □ channel = □□ engine
 pipe□□□ sync counter = □□ sync pipe□□□□□□□□□□□□□□□□ □ AXI-stream □□□
 valid/ready □□□

1. ?????

□□	□□	□□	□□
N_CH	channel □□□	16	≤ 64
N_SYNC	sync counter □	32	≤ 256
Q_MAX	□ channel □□□□□	16	2 □□
K_IN / K_OUT / K_SIG	cmd_desc □□□ pipe □□□□□□	4 / 4 / 4	□□□□□□
COUNT_W	□□ count □□□□	32	wrap □□□
HANDLE_W	pipe handle □□	16 = unit_addr(8) + pipe_id(8)	
ADDR_W	□□□□□	48	
NOC_W	NoC □□ beat □□	512	
STRIDE_DIM	□□□□□□□	3	□ + □ + batch
STRIDE_W / SHAPE_W	□□ step / □□□□□	32 / 24	
DESC_W	cmd_desc SRAM □□	1024	□□□□□□□□
N_PEND_WAIT	□□□□ □ pwait □	16	
TILE_BUF_BYTES	□ channel transpose buffer	4 KiB	□□□□□ transpose tile

2. ?????





□□□□

1. **ctrl** □□□ + □□ □□□□□□ opcode + handle □□□ Pool Mgr / Channel / Sync Pool
2. **Pool Mgr** □ channel □ alloc / free + □□□□
3. **Channel** × **N_CH** □□□□□□□□ FSM □□□□□ transform □□□□ FIFO □□□□□□
4. **Sync Pool** □ **N_SYNC** □□□ counter + pending wait CAM + □□□ alloc bitmap
5. **NoC** □□ □□□ channel □□□□ read master + □□ write master □ round-robin
6. **ctrl** □□□□ □□□ channel □ Notify FIFO + Sync Pool □□ ack □□□□□ master □ round-robin

3. ????

□□□	□□	□□
clk, rst_n	in	□□□□□ assert / □□ deassert □□
ctrl_s_*	slave	CPU → DMA □□□□□□
ctrl_m_*	master	DMA → □□□□□□□□□□
noc_rd_*	master	NoC □ master
noc_wr_*	master	NoC □ master
dbg_*	out	□□□□□ \$12□

3.1 ctrl_s_* □□□□

□□	□□	□□	□□
ctrl_s_req_valid	in	1	

Signal	Direction	Width	Description
ctrl_s_req_ready	out	1	
ctrl_s_req_op	in	4	opcode §5.2
ctrl_s_req_handle	in	HANDLE_W	pipe handle palloc
ctrl_s_req_beat_first	in	1	beat cmd_desc
ctrl_s_req_beat_last	in	1	
ctrl_s_req_payload	in	128	beat 128 bit DESC_W = 8 beat
ctrl_s_resp_valid	out	1	
ctrl_s_resp_ready	in	1	
ctrl_s_resp_data	out	max(HANDLE_W, COUNT_W) = 32	palloc handle / pread count
ctrl_s_resp_tag	out	4	in-order pipeline

3.2 ctrl_m_* ????

Signal	Direction	Width	Description
ctrl_m_req_valid	out	1	
ctrl_m_req_ready	in	1	
ctrl_m_req_op	out	4	COUNT_DELTA / COUNT_QUERY
ctrl_m_req_handle	out	HANDLE_W	pipe
ctrl_m_req_payload	out	COUNT_W	delta threshold
ctrl_m_req_tag	out	log2(N_CH+1)	query channel
ctrl_m_resp_valid	in	1	COUNT_QUERY
ctrl_m_resp_ready	out	1	
ctrl_m_resp_tag	in	log2(N_CH+1)	

3.3 noc_rd_* / noc_wr_*

AXI-stream / AXI4 master

- id = log2(N_CH) resp NoC
- addr / len / id / qos beat data / id / last
- addr / len / id / qos channel data / strb / last

- `ack` `fire-and-forget` `NoC` `id` `count_delta`

4. cmd_desc

824 bit DESC_W = 1024 bit

offset	width	field	description
0	4	op	0=COPY 1=BCAST 2=GATHER 3=SCATTER
4	4	xform_flags	bit0 transpose, bit1 pad, bit2 slice, bit3 deslice
8	48	src_base	pipe
56	96	src_stride[3]	32 bit signed
152	48	dst_base	
200	96	dst_stride[3]	
296	72	shape[3]	24 bit unsigned
368	64	xform_params	pad amounts / slice offsets / transpose
432	4	n_in	in ≤ K_IN
436	4	n_out	
440	4	n_sig	
444	4	reserved	
448	96	in_list[4]	{handle:16, delta:8} = 24 bit
544	96	out_list[4]	
640	96	sig_list[4]	
736	88	reserved	
824	200	padding	0

n_in / n_out / n_sig 0

DMA

pipe n_in

5. ??????

5.1 opcode ?

op			payload	beat
----	--	--	---------	------

state	duration	actions
WAIT_IN	1 cycle	in_list[0..n_in-1] COUNT_QUERY ack ISSUE
ISSUE	cycle pipeline	read / xform / write \$7.5
NOTIFY	n_in + n_out + n_sig cycle	Notify FIFO \$7.6
DONE	1 cycle	count++, tail++

1 cmd_desc + in notify

7.4 src / dst

channel 2 src + dst

```

state:
  base          ADDR_W
  stride[STRIDE_DIM] STRIDE_W each
  shape[STRIDE_DIM] SHAPE_W each
  idx[STRIDE_DIM]  SHAPE_W each
  cur_addr       ADDR_W

init (ISSUE ):
  idx <= 0
  cur_addr <= base

step (beat):
  idx[0]++
  cur_addr += stride[0]
  if idx[0] == shape[0]:
    idx[0] = 0
    idx[1]++
    cur_addr += stride[1] - stride[0] * shape[0] # →
    ...

done:
  idx[STRIDE_DIM-1] == shape[STRIDE_DIM-1]


```

FETCH wrap_delta[i] = stride[i] - stride[i-1] * shape[i-1]
 (STRIDE_DIM - 1) cycle

XXXXXXXX STRIDE_DIM - 1 XXXXXX 4 cycle XXXXXXX

7.5 ISSUE ????

ISSUE XXXXXXX



- transpose xform pad/slice/deslice + read→write 2 cycle
- transpose xform tile_buf SRAM TILE_BUF_BYTES 2R/2W bank ping-pong tile read write tile N tile N+1
- backpressure write NoC → xform → read valid/ready

channel ISSUE NoC master

7.6 ?? FIFO

	1R/1W SRAM reg array $K_{IN} + K_{OUT} + K_{SIG} = 12$ HANDLE_W + COUNT_W + 1bit(op)
	NOTIFY in_list op=DELTA, delta= out_list sig_list
	channel ctrl_m \$9.2

ISSUE NOTIFY DONE Notify FIFO FIFO channel " Channel / free FIFO

8. Sync Pipe Pool

8.1 counter ??

sync_count[N_SYNC]	$N_SYNC \times COUNT_W$ FF FF
sync_alloc[N_SYNC]	N_SYNC bit

counter cycle R/W +=delta =val

8.2 pending wait CAM

channel count + sync count pending wait

	N_PEND_WAIT
	{valid, target_handle (HANDLE_W), threshold (COUNT_W), resp_tag (4 bit)}
	PWAIT count
	count valid threshold resp invalidate <code>count >=</code>

N_PEND_WAIT = 16 16 COUNT_W cycle

8.3 alloc / free

channel pool priority encoder + bitmap \$6

9. ??????

9.1 NoC ? / ?

round-robin N_CH 1 master

- burst NoC = beat burst
- pending request channel OUT_RD OUT_RD × N_CH
entry resp id

9.2 ctrl_m

N_CH Notify FIFO + Sync Pool ack = N_CH + 1 Round-robin cycle

9.3 ctrl_s

```

case (req_op)
  PALLOC, PFREE:    → Pool Mgr (channel pool) / Sync Pool
  PSEND:           → Channel[req_handle.pipe_id].queue
  PREAD/PWAIT/PSET: → handle.type
  PSIGNAL:         → Sync Pool
  COUNT_DELTA:     → handle.type Channel.count Sync Pool.sync_count
  COUNT_QUERY:     → resp
endcase

```

PALLOC type engine → Pool Mgr sync → Sync Pool

10. ????????

10.1 channel ? pending wait CAM

- channel `count` `DONE` `PSET` `COUNT_DELTA`
- `channel` `count_update_pulse + new_count + handle` `CAM`
- `channel` `cycle` `CAM` `cycle 1` `channel` `backpressure` `DONE`

10.2 channel ? ctrl_m

- channel Notify FIFO `buffer`
- `ctrl_m` `ready` `channel` `FIFO` `backpressure` `NOTIFY`

10.3 channel ? NoC

- read `channel` `req` → NoC → `resp` `id` `channel` `read fifo`
- write `channel` `wr_addr` `wr_data`

11. ??????

<code>channel</code> / <code>sync</code>	<code>channel</code>
<code>alloc_bitmap</code> (channel + sync)	0
<code>meta[*]</code>	invalid
<code>count</code>	0
FSM	IDLE
queue head / tail	0
pending wait CAM	invalid
Notify FIFO	
NoC outstanding	

`PALLOC` "init"

12. ??????

<code>channel</code>	<code>channel</code>	<code>channel</code>
<code>dbg_ch_state[N_CH]</code>	$N_CH \times 3$	<code>channel</code> FSM
<code>dbg_ch_count[N_CH]</code>	$N_CH \times COUNT_W$	<code>channel</code>
<code>dbg_queue_occ[N_CH]</code>	$N_CH \times \log_2(Q_MAX) + 1$	<code>channel</code>
<code>dbg_pend_wait_occ</code>	$\log_2(N_PEND_WAIT) + 1$	wait
<code>dbg_noc_rd_outstanding</code>	$\log_2(OUT_RD \times N_CH) + 1$	NoC

