

# CUDA

A100 `LDGSTS` tensorcore `LDGSTS`

<https://zhuanlan.zhihu.com/p/620257581>

`LDGSTS` GPGPU `LDGSTS` v2.01.pdf

<https://zhuanlan.zhihu.com/p/166180054>

[https://www.tinyedi.com/cuda\\_learning/#pipeline](https://www.tinyedi.com/cuda_learning/#pipeline)

<https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html>

<https://zhuanlan.zhihu.com/p/486224812>





Figure 19. Asynchronous Memory Copy with TMA on H100 vs LDGSTS on A100





# Nvidia Hopper (H100 SXM5)



## CUDA

- [ ]
- [ ]
- [ ] maximize device utilization.
- [ ]
- [ ] whenever possible.
- [ ] threads within the same warp.

Adjust kernel launch configuration to

Minimize redundant accesses to global memory

Avoid long sequences of diverged execution by

## TMA

TMA [ ]

SM [ ]

1D

[ ] 5D [ ] [ ]

[ ]

add/min/max [ ]

/

[ ]

**memcpy\_async** [ ] API [ ] , [ ] group, barrier, pipeline.

- group: [ ] cooperative\_groups::wait(group) [ ] , [ ] group.sync() , [ ]  
group [ ] .cooperative\_groups::wait [ ] , [ ]  
group.sync() [ ] .
- barrier: [ ] barrier.arrive\_and\_wait() [ ] , [ ] , [ ] barrier [ ] count, [ ]  
count [ ] async\_memcpy [ ]
- pipeline: [ ] queue

Updated 12 January 2025 06:33:19 by Colin