

	Volta	Turing	Ampere	Hopper
FP8	-	-	-	√
INT8/UINT8	-	√	√	√
INT4/UINT4	-	√	√	-
INT1	-	√	√	-

	Volta	Turing	Ampere	Hopper
SM/TPC	2	2	2	2
process blocks/SM	4	4	4	4
FP64/PB	8	-	8	16
FP32/PB	16	16	16	32
INT32/PB	16	16	16	16
tensorCore/PB	2	2	1	1
LSU/PB	8	4	8	8
register file	64KB(16384*32bit)	64KB(16384*32bit)	64KB(16384*32bit)	64KB(16384*32bit)
L0 ICache/PB	1	1	1	1
L1/SHM/SM	128KB	96KB	192KB	256KB
warp scheduler/PB	1(32thread/clock)	1(32thread/clock)	1(32thread/clock)	1(32thread/clock)
dispatch uint/PB	1(32thread/clock)	1(32thread/clock)	1(32thread/clock)	1(32thread/clock)

[![[image.png]](Cuda Tensor Core/Ubsimage-png.png)](Cuda Tensor Core/Ubsimage-png.png)

tensorCore[] SM[] thread[] warp[] thread
[] SM[] thread[] tensorCore[]

Revision #2
Created 2025-01-11 09:46:27 UTC by Colin
Updated 2026-04-29 07:33:23 UTC by Colin