????

????????

□ [[Pipe]] □ 6 □ §208 □□□□□□□□□□ RTL □□□□□□□□□□ = □□ engine pipe □□□

0. ? DMA ?????

□□□□□ [[DMA]] □□□□ □□□ "engine pipe □□ + sync pool + □□□□ + □□□□ fabric master"□□□□□□□□□

	DMA	□□□□
□□□□	□ → transform → □	□ → □□□□ → □
□□□	□□□□□ L1□ DRAM□	□□□□□ L1□ DRAM□
□□□□	transform buffer	L0 □□□□
cmd_desc □□□□	xform_flags, xform_params	compute_op, loop, dtype, accum

□□□□□□□ DMA □□□□□□ [[DMA]] □□□□□□□□□□□□

1. ????

□□	□□	□□	□□
`N_CU`	□□□□□□□ = □□ engine pipe□	4	□□□□ §13□
`N_SYNC`	sync counter □	32	
`Q_MAX`	□□□□□□□□□□	16	2 □□
`K_IN / K_OUT / K_SIG`	cmd_desc □□□	4/4/4	
`N_L0_VEC`	□□ L0 □□□□□	8	
`N_L0_TEN`	□□ L0 □□□□□	4	
`VEC_LANE`	□□□ lane □	16	INT8 lane
`MAC_M / MAC_K`	2D MAC □□□	8 / 8	systolic
`MAC_ACC_W`	MAC □□□□	32	INT32
`OUT_TYPE_SET`	□□□□□	{8, 16, 32}	round/sat □□
`LOOP_W`	inner-loop □□□□	16	

□□	□□	□□	□□
`STRIDE_DIM / STRIDE_W / SHAPE_W`	□ [[DMA]]	3 / 32 / 24	
□□ `COUNT_W / HANDLE_W / ADDR_W / NOC_W`	□ [[DMA]]		

2. ????



3. ????

□□□□ [[DMA]] §3 □□□□□□□

- `noc_rd_*` / `noc_wr_*` □□□□□□□□□□ L1□ DRAM□□□□ cmd_desc □□ in/out handle.unit_addr □□
- `ctrl_s_*` / `ctrl_m_*` □□□□□□

4. cmd_desc ????

□□ ≤ 1024 bit□□ [[DMA]] §4 □□□□□□ `op + □□□□□` □

□□	□□	□□	□□

0	4	`op`	0=SCALAR_ALU, 1=VEC_ALU, 2=VEC_REDUCE, 3=MAC_2D, 4=ELEMENTWISE_ACT(ReLU/GELU), 5=SOFTMAX_PARTIAL, ...
4	4	`dtype_in`	0=I8, 1=I16, 2=I32, 3=FP8(□□), 4=FP16(□□)
8	4	`dtype_out`	□□
12	2	`accum_mode`	0=□□ , 1=□□□ C += A*B □ , 2=□□ +□□
14	2	`act_kind`	ELEMENTWISE □□□□□□□
16	16	`loop_count`	inner-loop □□□□□□□□ step □□□□
32	48	`src_a_base`	byte_addr □□□□□□□□ pipe □□□ [[L1]] §4.1 / [[DRAM]] □□□□
80	96	`src_a_stride[3]`	
176	72	`src_a_shape[3]`	
248	48	`src_b_base`	MAC_2D / VEC_ALU □
296	96	`src_b_stride[3]`	
368	48	`dst_base`	
416	96	`dst_stride[3]`	
512	72	`dst_shape[3]`	
584	8	`l0_a_reg`	A □□□□□□□ L0 □□□
592	8	`l0_b_reg`	
600	8	`l0_c_reg`	□□□□□
608	4+4+4+4	`n_in / n_out / n_sig / _`	
624	96	`in_list[4]`	□□ {handle:16, delta:8}
720	96	`out_list[4]`	
816	96	`sig_list[4]`	
912	112	reserved/padding	

`src_b_*` □□□□□□□ MAC / VEC_ALU□□□□□□□□□□□□ reduce□□ 0□

5. ??????

□□□ [[DMA]] §5□□ beat `PSEND` □□ 8 × 128 bit□ opcode □□□□

6. CU Pool ???

□□□ [[DMA]] §6□□□□

- `meta[N_CU]` □□□ `cu_class` □□□□□ / □□ / MAC□□□□□□□
- PALLOC □ `params.cu_class` □□□□□□ class □□□□□□□□□□□□□□□□□□□

7. CU ?????×N_CU?

7.1 ????

□□□ [[DMA]] §7.1□

7.2 ?????

□□□ [[DMA]] §7.2□

7.3 ?? FSM





□□	□□	□□
IDLE	1 cycle	
FETCH	1 + (STRIDE_DIM-1) cycle	□ cmd_desc + □□ stride wrap_delta □□ DMA §7.4□
WAIT_IN	□□	□□ COUNT_QUERY in_list
ISSUE	□□□□ §7.6	
NOTIFY	(n_in + n_out + n_sig) cycle	□ Notify FIFO
DONE	1 cycle	

7.4 L0 ????

□	□□
`vreg[N_L0_VEC]`	□□ `VEC_LANE × dtype_in_bits` □□□ vector □□□ / □□
`treg[N_L0_TEN]`	□□ `MAC_M × MAC_K × dtype_in_bits` □□□ tile □□□
□□	vreg: 2R/1W□ treg: 2R/1W□ FMA □□□□
□□	□□□ □ undefined□□□□□□□ LOAD □□
□□	□□□□□□□ CU □□

□□□ vreg □ register file□ small□□ treg □ SRAM macro□□□ treg ≈ 8×8×8 = 512 bit□ N_L0_TEN = 4 □ 2 KiB□□ treg SRAM □□□ 2R/1W □□ MAC 2 □□ 1 □□□

vreg □ treg □□□□ —— □□□□□□□□□□

7.5 ????

□□□□□□□□□□□□□□□□□ cu_class □□□□

7.5.1 ??

- 1 lane□□□ `max(dtype_in, dtype_out)` ≤ 32 bit
- op□ ADD/SUB/MUL/SHIFT/CMP/SELECT/BIT
- latency 1 cycle□ throughput 1/cycle

7.5.2 ??

- `VEC_LANE` □□□ INT8 ALU + 16-bit accumulator option
- op□ lane-wise ADD/SUB/MUL/MAC/CMP□□ lane REDUCE_SUM/MAX/MIN
- latency 1-2 cycle□ throughput 1/cycle
- elementwise activation□ LUT □□ 4 KiB ROM/SRAM□□□ ReLU / GELU / sigmoid □

7.5.3 2D MAC

- `MAC_M × MAC_K` systolic □□
- □□□ INT8 × INT8 → INT16 partial → □□□ MAC_ACC_W □□□
- □□□ A treg (M × K), B treg (K × N□□□□ N = MAC_M)□□□□□□□□□□ cmd_desc □□□
- □□□ C treg (M × N)□□□□□□ treg□ accum_mode□
- pipeline depth = `MAC_K + 2` cycle
- □ cycle □□□□ A□□□ B□ MAC_M = MAC_K = 8 □ 8 cycle □□□□ 9 cycle □□ cycle □□□□□□

□□ / □□ / round□ cmd_desc.dtype_out □ accum_mode □□□□□□□ saturate + truncate / round_to_nearest□□□□□□□□□□□ stage□□□□

7.6 LOAD/COMPUTE/STORE inner-loop ??

□□□ cmd □□ `loop_count` □ micro-op□□□□□□

```
cycle:  N   N+1   N+2   N+3   N+4   N+5
        |    |     |     |     |     |
LOAD    op0  op1   op2   op3   op4   op5
COMPUTE      op0   op1   op2   op3   op4
STORE              op0   op1   op2   op3
```

- L0 □□□□□□□□ buffer□ LOAD □□ COMPUTE □ + □□ STORE □
- □□□ `l0_a_reg / l0_b_reg / l0_c_reg` □□□□ op □□□ reg□□□□ `op_id % N_L0_REG` □ cyclic □□□□□□□□
- leading 2 cycle □ LOAD□ COMPUTE/STORE □□□□□ tailing 2 cycle □ STORE
- inner-loop □□□□□ / □□□□□ stall□□ NoC backpressure□

7.7 in / out ?????

□□□ 3 □□□□□□□ A□ B□ C□□□ [[DMA]] §7.4 □□□□□□□□□□

- □□□□□□□□□□□ L1 / DRAM□□□□□□□
- inner-loop □ `loop_count` □□□□ `shape[3]` □□□□□□
- □□□□□□□□□ NoC □□□ burst □□ = □□ L0 □□□□□ / NOC_W□□□ 1 beat□

7.8 Notify FIFO

□□□ [[DMA]] §7.6□

8. Sync Pipe Pool

□□□ [[DMA]] §8□

9. ??????

9.1 NoC ? / ?

□□□ [[DMA]] §9.1□ NoC □□□□□ L1 / DRAM□□□ L1 □□□□□□□□□ outstanding □□□□□ DRAM □□ DRAM □□□□□□□

9.2 ctrl_m ??

□□□ [[DMA]] §9.2□

9.3 ctrl_s ????

□□□ [[DMA]] §9.3□□□□ PALLOC □ `params.cu_class` □□□□□ cu_class □□□□

10. ????????

10.1 CU ? pending wait CAM

□ [[DMA]] §10.1□

10.2 CU ? ctrl_m

□ [[DMA]] §10.2□

10.3 CU ? NoC????????

- LOAD□ CU □ noc_rd_req □□□□□□ L1 / DRAM□ master□□□□□ §7.7 □□□ resp □□□ req_id □□□ CU □ L0 □□
- STORE□ CU □ noc_wr_req + wr_data □□□□□□□□ ack□ fire-and-forget□□ NOTIFY □□ COUNT_DELTA □ CU □□ FSM □ STORE □□□□□□□□□□□□□□□□□□□□□□ NoC □ id □□□□□□□□

10.4 ? cmd_desc ? in ? out ???? pipe

□□ [[Pipe]] §289□□□□□□□□□□□□□

1. WAIT_IN □□□□□ pipe □ count ≥ in □□
2. LOAD □□□□□□□□□□□□□
3. COMPUTE
4. STORE □□□□□□□
5. NOTIFY □□□□□ pipe □□ `COUNT_DELTA(-in_delta)` □□□ `COUNT_DELTA(+out_delta)`

□□□□□□□□□□□□□□□ In-place □□□□□□□□□ NoC □ id □□□□□□

11. ?????

□□ / □□	□□□
□ [[DMA]] §11 □□□	
L0 vreg / treg	□□□ □ undefined□

□□ / □□	□□□
□□□□ pipeline □□□	□□
MAC □□□	0

L0 □□□□□□□□ LOAD □ COMPUTE □□□ bug□□□□□□□□□□□□□□

12. ??????

□ [[DMA]] §12□□□

□□	□□	□□
`dbg_cu_state[N_CU]`	N_CU × 3	□ CU FSM □□
`dbg_mac_active[N_CU]`	N_CU	MAC □□□□
`dbg_inner_loop_idx[N_CU]`	N_CU × LOOP_W	□□ micro-op □□
`dbg_l0_read_hazard[N_CU]`	N_CU	LOAD/COMPUTE □ reg □□□□□□□ 0□
`dbg_pipeline_stall_cycles[N_CU]`	N_CU × 16	NoC backpressure □□ stall

13. ??????

1. `N_CU` □□□□□□□ 1 □ 2D MAC □□ + 2 □□□□□ + 1 □□□□□ vs □□□
2. `VEC_LANE / MAC_M / MAC_K` □□□□ —— □□□□□□
3. `dtype` □□□□□ INT4 / FP8 / FP16 / BF16□
4. MAC □□□□□ systolic 1D vs 2D□ weight-stationary vs output-stationary□
5. L0 □□□□□□□□□□□ FMA □ 3R+1W □□□□ 2R+1W□
6. inner-loop □□□□□ 3 □ vs 4 □□□□□□ stall □□□
7. □□ round / saturate □□□□□□
8. □□□□□□□□ LUT □□□□ per-CU □□

14. ??? Pipe ??

□□□□□	□□□□□
engine pipe □□	§7.1 □□ + §7.2 count + §7.3 FSM
sync pipe □□	§8
□□ A	§6 + §8 □□□□ bitmap
□□ B	§3 ctrl vs noc □□□□
□□ D	§8 sync □□
□□ 3□□ pipe □□□□	§7.3 FSM □ channel □□□□
□□ 6□□□□□□□	§5 / §6 / §7.4 L0 □□□□□□□
□□ 7□□□□□□□□□	§6 alloc □ cu_class / queue_depth □□

□□□□□	□□□□□
□□ 8□□□ pipe□	engine □ §7□ sync □ §8
§289□ in/out □ pipe□	§10.4 NOTIFY □□

Revision #1
Created 2026-05-13 13:49:43 UTC by Colin
Updated 2026-05-13 13:49:43 UTC by Colin