

????????

design/ .md [[LLC]] + LLC.pipeline.html

0. ??

- RTL / [[logix]] .md RTL
- .md L1.md DMA.md LLC.md
- HTML <unit>.pipeline.html git LFS

1. ?????

.md ##### N.

§1		/ /
§2		ASCII mermaid
§3		/ /
§4		
§5		opcode
§6 - §M		/
§M+1		§2
§M+2 -	Pin / Lock / Bypass DGMP	

H4 ##### N. H5 ##### N.M H6 ##### N.M.K

2. ?????

" " N LLC.md §11

2.1 ??

- §a-§b
- SRAM 1RW vs 1R1W
- `<unit>.pipeline.html`
- Mermaid / WaveDrom / YAML

2.2 §N.1

<code><name></code>	<code><arb / sram_port / ff_rw / cam / table / comb></code>	<code>§x.y</code>

SRAM FF

2.3 §N.2

mermaid `flowchart LR` stage

2.4 §N.3 ~ §N.X

H6 ##### §N.X.Y

1. mermaid `flowchart LR` stage +
2. WaveDrom JSON cycle stage / latch / edge
3. **latch** stage→stage latch +
4. ×

2.5 §N.{?? 2} ????????????

- × / /
- **stall** stall
- **bank**

2.6 §N.{?? 1} ??? schema

YAML logix / RTL schema

```

unit: <name>
clock: <main_clk>

resources:

```

```

<name>: { kind: ..., ports/slots/width/banks: ... }

paths:
  <path_name>:
    stages:
      - { id: <S0/S1/...>, in: [...], uses: [...], out: [...] }

arbitration:
  - { resource: <res>, contenders: [...], rule: "<text>" }

stall_conditions:
  - { src: <res.cond>, effect: "<text>" }

```

XXXXXXXXXXXXXXXXXXXX

<unit>.pipeline.yaml XXX

3. ???????

□	□	□
□□	S0 / S1 / S2 / S3 / S4	□□
□□□□	S3' / S4'□□□□	□□□ S2 □□ mshr
□□□□	F0 / F1 / F2	□□ fill□
□□ FSM	W0 / W1 / W2 / W3	□□□ walker
□□□□	B0 / B1	□□ bypass
□□	S2'□□□□□□□□ + □□	□□ master □□ S2

XXXXXXXXXXXXXXXXXXXX

4. ?????????

- □□□ □ \$N □ \$N.M □ \$N.M.K
- □□ □ [[□□□]] \$N □ Obsidian wiki link □□□□□□□□ .md □□
- □□□□□□□□□□ "□□□□ [[L1]] \$3.2 □ NoC slave □□ "□□□□□□□□

5. ?????????

□	□	□
Mermaid <code>flowchart</code>	□□□□□□ + □□	□□ GitHub / Obsidian / VS Code □□□□
WaveDrom JSON	□□□□□□ + □□□□ + □□□□	□□ wavedrom.com/editor.html □□ Obsidian + WaveDrom □□

