AI??????2D??

1. [illegible] Dot[illegible] 9[illegible]
2. [illegible]
3. L1/L2/L0 [illegible] reshape[illegible] swizzel
4. [illegible] layout [illegible] NHWC[illegible] [illegible] BPI BPK FF
5. [illegible]
6. L0 L1 Fusion[illegible]
7. [illegible] mapping [illegible] fusion
8. feature*weight vs weightT*featueT

?2D Dot?????

1. [illegible] 1D[illegible] 2D[illegible] fusion[illegible]
    1. [illegible] L0[illegible] broadcast[illegible] L1 [illegible] 2D[illegible]
    2. [illegible] load/store[illegible]
    3. [illegible] **2D**[illegible]
    4. [illegible] /[illegible] /[illegible]
2. cuda[illegible] simt[illegible] warp[illegible] thread [illegible] 2D[illegible] PPA[illegible]
    1. [illegible] thread[illegible]
    2. [illegible] 2D[illegible]
    3. [illegible]
    4. [illegible]
    5. [illegible] sm subcore[illegible] block group[illegible]
3. XXU4.0[illegible] thread[illegible] footprint order[illegible] thread[illegible]
    1. [illegible] L1load[illegible] load[illegible] L0[illegible] subcore[illegible]
4. 2D-1D-2D[illegible] Fusion
    1. [illegible]
        1. 8bit int8 [illegible] 64[illegible] 512bit[illegible] 32bit[illegible] 16[illegible]
    2. [illegible]
    3. layout[illegible] NCHW NHWC
    4. [illegible] stride[illegible] 1
5. [illegible] 2D[illegible] 1D[illegible] 2D[illegible]
6. [illegible] L1[illegible] latency[illegible] L1[illegible] L1_base x latency[illegible] L0 [illegible] L0_base[illegible] L1_base[illegible]
7. **swizzle[illegible] renaming[illegible] L0[illegible] bank conflict[illegible] renaming[illegible]**

????

1. □□□□□□□□ SRAM□□□□□□□□□□
    1. □□□□□□□□□□□□□□
    2. □□□□□□□□□□□ bank□□□□□□□□□□□□□
2. □□□□□□□□□□□□□ cycle by cycle□□□□□□□□□□□□□□□□
3. □□□□□□□□□□□□□□□□□□□□□□ latency□□□□□□□

NV Blackwell

□ PTX□ SASS□□□□ AI□□□□□□□□□□□□□□□□□□□□

https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#tensorcore-5th-generation-family-instructions https://docs.nvidia.com/cuda/cuda-binary-utilities/index.html#blackwell-instruction-set

1. L0□ memory□□
    1. □□□□□□□□ tensor memory □□□□ 2D/1D□□□□□□□□ NPU/DSA□□□
    2. Tensor□□□□□□□□□ Tensor memory□□ memory to memory□ Tensor□□ □□□□□□□□□□
    3. 1D □□□□ load/store□□ memory
    4. □□□ L0□□□□□□□□□□ □□ 2D/1D □□□□ L0 fusion□□□□□ code □□□ Fusion□□□□□□□□
2. □□□□□□□ 128/256□□□ 2D□□□□
3. □□ TPC □ 2□ SM□□□ 2D □□□□□□□□□ 2□ core□□□□□□□□
4. □□ OCP-MX□ micro-scaling
5. □□ thread issue Tensor□□□□□□□□ SIMT style□□□ thread
6. □□□□□□□□□□□ weight-stationary GEMM□□□ mask bit □□□□□ padding □ 0

Revision #8
Created 2025-01-11 09:46:28 UTC by Colin
Updated 2026-04-29 07:33:45 UTC by Colin